



ECL (or) CML :-



A	B	$Y_1 = A \cdot B$	$Y_2 = \overline{A + B}$
0	0	0	1
0	1	0	0
1	0	0	0
1	1	1	0




\* Two Emitters are Connected at one point  
 So it is called as Emitter Coupled Logic

Floating i/p in ECL can be treated as logic '0'

\* Open Emitter Resistor in  $T_4$ . then it is called as ECL with open emitter then this operation called as "Wired OR" operation

\* Fan-out of ECL is very large.

\* The max no of logic gates which are possible to connect as a load to a driver gate is 'N' then the fanout of driver gate is called 'N'.  
(The load & driver gates must belong same logic family)




\* Compared to DTL, TTL only ECL fan out is very high

famout is high Bc2of high i/p Impedance  
& low op impedance.

$P_D = V_{EE} \times I_{out}$


(Larger amount of Current drawn every time then power dissipation is Very high. then propagation delay is Very less.

NMOS




$A \quad Y = \bar{A}$

0	1
1	0




A	B	$\overline{AB}$	$AB$
0	0	1	1
0	1	1	0
1	0	1	0
1	1	0	0



ckt(a)

\* Power Consumption of NAND gate is very less. Bcz By using only one i/p '1', we can get all o/p's. where as in NOR gate is not like that.

CMOS Inverter



A	$\bar{A} = Y$
0	1
1	0

$\downarrow P_D = V_{ss} \cdot I_{out} \downarrow$

